820A Kifer Road.
94086 Sunnyvale, us
+91 (983) 035-7206
AgO Inc adds feasibility analysis to AnXplorer analog design optimization tool
Improved technology parameter, sub-circuit identification and analog circuit optimisation bring improved productivity to analog and RF circuit designers(PresseBox) ( Sunnyvale, )
The new feasibility analysis mode identifies regions of the design space where all circuit sizing rules are met. This rapidly eliminates those parts of the design space which result in unstable circuits. Since only DC operating point simulations are required the mode is computationally efficient and fast. By identifying a 'feasible design space', the following global optimization can run much more rapidly
Hillol Sarkar, CEO of AgO Inc says, "AnXplorer 2010.12 supports three optimization phases: feasibility analysis, global optimisation using a single process, voltage & temperature (PVT) corner and centering over all PVT corners". These modes can be either used in sequence or combined with manual tuning.
The feasibility analysis is enabled by enhanced sizing rule evaluation and reporting. A range of sub-circuits including: - transistors in saturation, transistors in triode region, current mirrors, differential pairs, level shifters, voltage references, current mirror loads and cascode current mirrors are automatically identified. This analysis ensures that all explicit and implicit device sizing rules are met.
The 2010.12 release also provides improved technology parameter support by enabling the definition of different devices corresponding to multiple voltage regimes.
AnXplorer can fit into commonly used design toolsets as it works with industry standard SPICE netlists and simulators. A designer can define an unsized circuit, with design variables, constraints and objectives. AnXplorer will then generate an optimized, centered circuit that meets or exceeds the design objectives across all corners specified by the user. It uses a new multi-algorithmic optimization strategy aided by an expert system.
AnXplorer is a new generation circuit optimization tool for analog and RF design. It uses a novel optimization approach based on either simulation or equations. The tool works with industry standard SPICE netlists and supports industry standard simulators including Synopsys HSPICE, Cadence Spectre, Mentor Eldo and Legend Design Technology MSIM. It runs on the Linux operating system.
For more information go to http://bit.ly/doc-ago
Die Nutzung von hier veröffentlichten Informationen zur Eigeninformation und redaktionellen Weiterverarbeitung ist in der Regel kostenfrei. Bitte klären Sie vor einer Weiterverwendung urheberrechtliche Fragen mit dem angegebenen Herausgeber. Bei Veröffentlichung senden Sie bitte ein Belegexemplar an firstname.lastname@example.org.