700 East Middlefield Road
94043 Mountain View CA, us
+49 (89) 99388733
TSMC and Synopsys announce CCS model support for TSCM´S 65-Nanometer process
Latest CCS-based Libraries Improve Designer Productivity for Low-Power, High-Performance Designs
"The latest advances in silicon technology pose new challenges in modeling nanometer effects," said Kuo Wu, deputy director of Design Service Marketing at TSMC. "We worked closely with Synopsys to characterize and validate the CCS-based standard-cell library models. By meeting the high-performance and low-power requirements of our 65nm process technology, the CCS-based models allow us to provide a significant competitive advantage to our customers."
CCS modeling technology, part of the open-source Liberty(tm) library modeling standard, enables highly accurate and comprehensive modeling of nanometer effects that encompass timing, signal integrity and power. CCS modeling technology constitutes the foundation for modeling variations. CCS models are designed to be scalable for voltage, temperature and process. They enable voltage variation modeling, simplifying advanced low-power design flows such as multi-Vt and multi-Vdd, as well as dynamic voltage and frequency scaling. There is significant industry-wide momentum behind CCS modeling technology with library availability from leading foundries, intellectual property (IP) vendors and integrated device manufacturers (IDMs).
"Synopsys recognizes the need to deliver complete design implementation and sign-off solutions that reap the benefits of the latest silicon technologies," said Bijan Kiani, vice president of marketing, Synopsys Implementation Group. "CCS modeling support from market- and technology-leading companies like TSMC will ensure that our mutual customers have access to validated IP that delivers higher accuracy and better performance when used with the Galaxy Design Platform."
The TSMC standard-cell libraries enabled with CCS modeling technology for the 65G+ and 65LP as well as the 90G, 90GT and 90LP processes are available immediately through the Synopsys DesignWare(r) library at no additional cost to current licensees. For more information on the TSMC Nexsys libraries available from Synopsys and to request download authorization please visit: www.synopsys.com/....
About DesignWare Library
The DesignWare Library contains the principal intellectual property ingredients for design and verification including foundry libraries, datapath IP, AMBA(tm) bus IP and peripherals, verification IP of standard bus I/Os, memories, microcontrollers and design views of popular Star IP. For more information on DesignWare IP, visit:
TSMC is the world's largest dedicated semiconductor foundry, providing the industry's leading process technology and the foundry industry's largest portfolio of process-proven libraries, IP, design tools and reference flows. The Company's total managed capacity in 2006 exceeded seven million (8-inch equivalent) wafers, including capacity from two advanced 12-inch GigaFabs, four eight-inch fabs, one six-inch fab, as well as TSMC's wholly owned subsidiaries, WaferTech and TSMC (Shanghai), and its joint venture fab, SSMC. TSMC is the first foundry to provide 65nm production capabilities. Its corporate headquarters are in Hsinchu, Taiwan. For more information about TSMC please see http://www.tsmc.com.
The use of information published here for personal information and editorial processing is generally free of charge. Please clarify any copyright issues with the stated publisher before further use. In the event of publication, please send a specimen copy to firstname.lastname@example.org.