Magma, Mentor Graphics and Synopsys deliver unified power format-based products
Industry Moves to Production Use of UPF Standard and Simplifies Low Power Design
The three companies will present at an Accellera UPF Update during the System Design Forum 2008 at the EDS Fair in Yokohama, Japan on Jan. 24. This session will focus on the benefits of UPF for low power flows and tool interoperability.
The UPF standard enables end users to create a consistent, succinct, unified description of the low power design intent for use by EDA tools offering advanced features for design and verification of today's low power integrated circuits (ICs). This benefits designers in two key ways. First, UPF supports integrated low power design flows from RTL to silicon, enabling consistent low power design intent to be applied and used throughout the flow. Second, the UPF standard enables interoperability, so tools from over two-thirds of the EDA marketplace can be used together utilizing the same low power methodology and design specifications.
"It is good news that such a broad selection of tools is now supporting UPF," said Hartmut Hiller, senior director, design methodology at Infineon Technologies. "This milestone allows us to begin our UPF evaluations and hopefully the fast application for our worldclass low-power product portfolio."
"Power management is a key challenge for all leading-edge chip designs, whether they are targeted for wireless consumer devices or large compute servers plugged into the wall," said Kam Kittrell, general manager of Magma's Design Implementation Business Unit. "It's not sufficient for each EDA tool to handle these challenges individually-all the tools that make up the design environment, including implementation, verification and analysis, must do so in a consistent manner. UPF enables tool interoperability, allowing effective specification and power management across the entire design tool spectrum, and brings tremendous value to the design community."
"UPF came about from the low power design industry's challenge to Accellera to define an open, inclusive low power design format. Mentor Graphics and the EDA industry have embraced the UPF standard and are now delivering on the promise of design tool interoperability in low power design flows and the portability of low power design data," said Stephen Bailey, functional verification product marketing manager at Mentor Graphics. "The level of interest in UPF-based solutions portend a bright future for this new standard."
"The UPF Standard represents a win/win/win for industry interoperability and cooperation," said Rich Goldman, vice president of Strategic Market Development at Synopsys. "Design teams win from better low power flows and greater tool interoperability, EDA vendors win from a consistent Accellera/IEEE standard and the world wins from chips that consume far less energy. Through low power design, electrical engineers will be a major contributing factor in helping the world resolve its climate change challenges, and the EDA industry will help them get there."
A number of EDA tools from a broad range of companies support UPF today. More specific information about product support for UPF can be obtained from each company. An overview of current support is available at:
UPF is the electronics industry standard for capturing and using low power design intent for design automation. UPF was ratified by the Accellera standards organization in February 2007 and now forms the basis of the IEEE standards project 1801, the standard for low power IC design and verification. The most recent UPF specification from Accellera can be found at http://www.accellera.org/... More general UPF information can be found at http://www.unifiedpowerformat.com/....
If you are interested in the IEEE-P1801 working group standardizing the low power format under the IEEE, visit: http://www.accellera.org/...
Magma's software for designing integrated circuits (ICs) is used to create complex, high-performance chips required in cellular telephones, electronic games, WiFi, MP3 players, DVD/digital video, networking, automotive electronics and other electronic applications. Magma's EDA software for IC implementation, analysis, physical verification, circuit simulation and characterization is recognized as embodying the best in semiconductor technology, enabling the world's top chip companies to "Design Ahead of the Curve"(tm) while reducing design time and costs. Magma is headquartered in San Jose, Calif., with offices around the world. Magma's stock trades on Nasdaq under the ticker symbol LAVA. Visit Magma Design Automation on the Web at www.magma-da.com.
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of over $825 million and employs approximately 4,300 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
Synopsys, Inc. (NASDAQ:SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, system-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.
Synopsys and DesignWare are registered trademarks of Synopsys, Inc. Any other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.
Press releases you might also be interested in
Weitere Informationen zum Thema "Software":
ADP führt Binding Corporate Rules ein
Mit Genehmigung der 28 EU-Datenschutzbehörden führt ADP Binding Corporate Rules (BCR) ein. Das gab der Anbieter Cloud-basierter HCM-Lösungen jetzt bekannt und wirbt mit seinem Engagement in Sachen Datenschutz.Weiterlesen